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Abstract
Much of the information processing performed by a neuron occurs in the dendritic tree. For neural systems
using light for communication, it is advantageous to convert signals to the electronic domain at synaptic terminals so
dendritic computation can be performed with electrical circuits. Here we present circuits based on Josephson junctions
and mutual inductors that act as dendrites, processing signals from synapses receiving single-photon communication
events with superconducting detectors. We show simulations of circuits performing basic temporal filtering, logical
operations, and nonlinear transfer functions. We further show how the synaptic signal from a single-photon can fan
out locally in the electronic domain to enable the dendrites of the receiving neuron to process a photonic synapse
event or pulse train in multiple different ways simultaneously. Such a technique makes efficient use of photons, energy,
space, and information.
1 Introduction
A neuron is a complex information processing device [1],
integrating signals from thousands of inputs and produc-
ing pulses when those signals reach threshold. These neu-
ronal firing events consume the most energy of any op-
eration performed by the neuron. To optimize spatial,
temporal and energy efficiency, the neurons receiving the
signals must extract as much information as possible from
each pulse [2]. Neurons accomplish this through process-
ing occurring in synapses and dendrites. Because neural
information is based on temporal sequences of pulses, the
relevant processing involves applying temporal and logi-
cal filters to extract relevant data. For example, synapses
perform temporal filtering of pulse trains to identify rising
edges and to identify pulse trains exceeding some dura-
tion or number of pulses [3]. Dendrites receive and fur-
ther process synaptic signals. The operations performed
by dendrites include leaky integration [4]; logical opera-
tions [5]; identification of coincidences [5] and sequences
[6,7] between synapses from different neurons; and nonlin-
ear thresholding transfer functions on signals from groups
of synapses [8]. Inhibitory neurons in the network can
temporarily suppress the activity of a dendrite to dynami-
cally direct attention to information of interest [9], thereby
adapting the structural network into myriad functional
networks [10].
Within a point-neuron model [4], each neuron performs
leaky integration of the synaptic activities with a single
decay time constant, τ . Thus, a neuron is capable of an-
swering the question, “Is the sum of activity across all
synapses in the last τ seconds greater than threshold?”
If the answer is yes, the neuron produces a pulse. While
such a model may be useful for certain neuromorphic com-
putations, it assumes that each neuron ignores or is inca-
pable of utilizing nearly all the information to which it
has access. In this work we develop circuits that will en-
able a neuron to answer subtle and varied questions such
as, “How long has it been since neuron i last produced
a pulse?” “How many pulse trains have begun and then
ceased on neuron i in the last τi seconds?” “How many
times have neurons i and j fired within τij seconds of each
other in the last τq seconds?” “Have five or more of the
neurons in cluster x fired in the last τx seconds?”
For hardware to be efficient for neural information pro-
cessing, synaptic and dendritic operations must be effi-
ciently manifest in constituent devices. We have argued
elsewhere that light is promising for communication in
neural systems because it enables the fan-out and en-
ergy efficiency necessary for large neural systems, and
that utilization of superconducting single-photon detec-
tors enables communication at the lowest possible light
levels [11]. Subsequent work considered specific synaptic
and neuronal circuits suitable for point-neuron behavior,
introducing circuits capable of transducing single-photon
communication events to the electronic domain for subse-
quent information processing [12, 13]. References 12 and
13 discussed basic synaptic functionality, plasticity, neu-
ronal integration, thresholding, and the production of light
during a neuronal firing event—all functions necessary for
point neurons implemented with superconducting opto-
electronic hardware. Due to the prominent role of flux
storage loops, these circuits are referred to as loop neurons.
The significance of light and superconductors for scaling
was analyzed in Ref. 14. Other work has investigated pho-
tonics [15–19] and superconducting electronics [20–25] for
neuromorphic computation, but to our knowledge none of
this work has pursued dendritic processing beyond point
neurons or the integration of photonics with superconduct-
ing electronics to leverage their complementary strengths
for communication and computation.
The purpose of this paper is to consider specific circuits
implementing a more elaborate model for superconduct-
ing optoelectronic neural information processing in which
1
ar
X
iv
:1
90
4.
02
80
7v
1 
 [c
s.N
E]
  4
 A
pr
 20
19
S
e
D
NS
i
T
Figure 1: Schematic of the neuron under consideration.
The complex structure consists of excitatory and in-
hibitory synapses (Se and Si) that feed into dendrites (D).
Each dendrite performs computations on the inputs and
communicates the result to other dendrites for further pro-
cessing or on to the cell body of the neuron (N). The neu-
ron itself acts as the final thresholding stage, and when its
threshold is reached, light is produced by the transmitter
(T), which is routed to downstream synaptic connections.
the dendritic tree extracts significantly more information
about synaptic activities than a simple sliding average.
The model is illustrated schematically in Fig. 1. We use
the term “dendritic tree” to refer to a neuron’s input
synapses and dendrites collectively, and Fig. 1 is intended
to illustrate the potential complexity of the dendritic tree.
We discuss three elemental circuits (Fig. 2) that can be
used as building blocks to perform many synaptic and
dendritic functions. These functions include leaky inte-
gration, temporal filtering of afferent pulse trains, logical
operations, detection of coincidences between activities of
input neurons, inhibition, and power-law memory reten-
tion of synaptic activity. In biological systems, these func-
tions occur through nonlinearities resulting from dendritic
conductances and arbor morphology [5,6]. The Josephson
circuits presented here are not intended to quantitatively
reproduce biological behaviors, but rather to perform log-
ical, temporal, and nonlinear functions in the spirit of
synaptic and dendritic processing. Josephson circuits are
remarkably capable of these operations due to the nonlin-
earity established by the existence of a critical current; the
avoidance of cross talk and current leakage pathways en-
abled by coupling through mutual inductors; and the abil-
ity to establish essentially arbitrary time constants across
many orders of magnitude by choosing the inductance and
resistance of current storage loops.
This work is based on time-domain circuit simulations
of the three elemental circuits shown in Fig. 2 when ar-
ranged in various configurations. In Sec. 2 we review the
basic operations of a synapse that transduces a single-
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Figure 2: Diagrams of the circuits under consideration.
(a) Synaptic transducer. A photonic communication event
with one or more photons diverts current from the single-
photon detector (SPD) to the synaptic firing junction (Ispd
to Jsf). A series of fluxons is produced, and these fluxons
traverse the Josephson transmission line (Jjtl) and result
in an integrated current in the synaptic integration loop
(Isi). This synaptic signal is communicated to a dendritic
receiving (DR) loop through a mutual inductor. (b) Den-
dritic circuit. The dendritic receiver loop sums the signals
from afferent synapses, and upon reaching the threshold
established by the dendritic firing junction (Jdf), one or
a series of fluxons is generated. Inhibitory (IH) or rapid
query (RQ) synapses can also be established on the DR
loop. The generated signal is communicated to other den-
dritic receiving loops or to the receiving loop of the neuron
cell body. While drawn in the same place, either IH or RQ
will be present on a given dendrite, and these loops require
opposite signs of mutual inductance. (c) Fluxon pulse
splitter. This circuit is used to make electronic copies of
the information generated by a synapse or a dendrite, and
the amplitudes of the current pulses at the outputs are
restored to the input level.
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photon communication event to the superconducting elec-
tronic domain for information processing, and in Sec. 3 we
consider operations performed on pulse trains at a single
synapse, usually associated with short-term plasticity and
synaptic computation. In Sec. 4 we consider the detec-
tion of coincidences between two or more synapses, and
we show how the same circuits can be used with broken
temporal symmetry to identify sequences of activity. For
these various fragments of information to be utilized only
when relevant, inhibition can be used to silence specific
dendrites at appropriate times, as discussed in Sec. 5. A
central premise of the work in Refs. 11–14 is that scalable
neural systems will benefit from the fan-out and efficiency
of few-photon communication. Yet when superconduct-
ing electronic circuits are employed for computation, even
few-photon communication events represent a significant
energy expense. In Sec. 6 we discuss the use of supercon-
ducting splitters to make copies of photonic synapse events
so that answers to all of the questions listed above can
be simultaneously present in the dendritic tree through
processing of the signal from a single photon. Section 7
contains a discussion of the results.
2 Photon-to-fluxon transduction
at a synapse
Analysis of fluxonic processing of photonic synapse events
begins with consideration of the circuit that transduces
a single-photon detection event to the superconducting
electronic domain in the form of a series of fluxons.
The circuit that accomplishes this is shown in Fig. 2(a).
This circuit was first introduced in Ref. 12 and de-
scribed in more detail in Ref. 13. The circuit com-
prises an initial receiver/transducer section, consisting of
a superconducting-nanowire single-photon detector (SPD)
[26–29] in parallel with a Josephson junction (JJ) [30–32].
In the steady state, the SPD (drawn as a variable resistor
in series with an inductor) has zero resistance, and thus
its entire bias current flows directly through it to ground.
The synaptic firing junction, Jsf , is biased below its crit-
ical current (Ic) by the synaptic bias current, Isy. Upon
absorption of a photon, the variable resistor of the SPD
switches temporarily to a high-resistance state (5 kΩ) for a
short duration (200 ps) [33]. The current through the SPD
is diverted across a resistor (Ispd across rspd in Fig. 2(a))
and to Jsf . At this point, the sum of the currents across
Jsf exceeds Ic, and the junction produces a series of flux-
ons [30–32]. These fluxons propagate along the Josephson
transmission line [31, 32], and are stored in the synaptic
integration (SI) loop. The Josephson transmission line
simply serves to isolate the activity of the receiver portion
of the circuit from the integration loop, allowing their cir-
cuit parameters to be optimized independently. After the
200 ps photon detection event, the bias current returns to
the SPD with the time constant of τspd = Lspd/rspd. This
time constant has a minimum functional value determined
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Figure 3: Basic operation of the photon-to-fluxon synaptic
transducer. (a) Temporal activity of the circuit in Fig. 2(a)
during a synaptic firing event. The traces are color-coded
with the currents and voltages labeled in Fig. 2(a), and
all traces have been independently normalized for display
on the same plot. (b) Demonstration of variable synaptic
weight. The number of fluxons generated during a synap-
tic firing event (nf) is plotted as a function of the synaptic
bias current (Isy). A fit to a second-order polynomial is
also shown.
by the electro-thermal properties of the nanowire [33],
and throughout this work this time constant is fixed at
τsi = 10 ns, and the bias to the SPD is fixed at 10 µA. The
number of fluxons created during a synaptic firing event
depends on the net current across Jsf as well as the du-
ration during which Jsf is biased above Ic. With τsi and
the bias to the SPD fixed, the number of fluxons, and thus
the synaptic weight, are dynamically adaptable by chang-
ing the synaptic bias current, Isy. More details regarding
Isy and the associated plasticity mechanisms are given in
Ref. 13.
The temporal activity of the circuit in Fig. 2(a) during
a synaptic firing event is shown in Fig. 3(a). Throughout
this work, WRSpice [34] has been used to simulate all cir-
cuits. All JJs have Ic = 40 µA and βc = 0.95. The yellow
trace in Fig. 3(a) shows the current diverted from the SPD
after a photon has been received. The blue trace shows
the voltage pulses as the fluxons enter the SI loop. As each
fluxon enters the loop, it introduces a discrete, fixed value
of current given by Iφ = Φ0/Lsi, where Φ0 ≈ 2×10−15 Wb
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is the magnetic flux quantum, and Lsi is the inductance
of the synaptic integration loop. We assume the value
of Lsi is chosen by design independently for each synapse
and set in hardware at the time of fabrication. The green
trace in Fig. 3(a) shows the increase in current as the flux-
ons enter the SI loop during a synaptic firing event. The
discrete steps with each fluxon are evident, and the total
amount of current added to the SI loop during a synaptic
firing event depends on both the number of fluxons gen-
erated during the firing event (controlled dynamically by
Isy) and the inductance of the SI loop (set in hardware as
Lsi).
The role of Isy is to adapt the synaptic weight by chang-
ing the number of fluxons generated during a synaptic fir-
ing event. In Fig. 3(b) we show the number of fluxons gen-
erated during a synaptic firing event as a function of Isy.
The fit shows close agreement with a quadratic function.
This method of establishing and adapting the synaptic
weight has several important properties. First, it is slowly
varying, so small changes in Isy result in small changes in
the synaptic efficacy. Second, the function is monotonic,
so increases in Isy always result in increased synaptic ef-
ficacy, while decreases in Isy always result in decreases
in synaptic efficacy. This is necessary to enable activity-
based plasticity mechanisms [35, 36], which have been ex-
plored in the context of these circuits in Ref. 13. Third,
the bias Isy can be bounded so synaptic strength never
exceeds a certain limit, and runaway activity is not possi-
ble. Finally, the integer number of fluxons generated can
be made to cover a broad range so that analog synapses
of relatively high bit depth can be achieved. Figure 3(b)
shows that over eight bits (256 levels) can be utilized, and
throughout this work we find the range of eight to 10 bits
to be a comfortable working range for the circuits under
consideration. This is much lower than the 64-bit pro-
cessors used for high-arithmetic-depth numerical calcula-
tions. Yet neural computation benefits from performing
lower-resolution operations with high efficiency and accu-
racy gained through redundancy and parallelism.
After a photonic communication event has been de-
tected, the synaptic weight has been set as the number
of fluxons created, and current has been added to the SI
loop, further processing ensues. The electrical current gen-
erated by the synapse event can be stored for a chosen
amount of time. This is determined by the leak rate of
the SI loop, selected by design and set in hardware with
the time constant τsi = Lsi/rsi. Note that τsi is entirely
independent of τspd, and because we consider supercon-
ducting circuits, memory of a synaptic event can persist
indefinitely. Also note that while the amount of current
added to the SI loop during a synaptic firing event depends
on Lsi, rsi can be chosen independently from Lsi, thereby
enabling the amount of current and its storage time to be
separately selected. The current can be released quickly,
on the order of the SPD reset time of 10 ns, or it can be
stored 10 or 100 times longer to retain a memory of the
event for as long as required. In this work we mainly con-
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Figure 4: Filling of the SI loop in response to a pulse train.
The upper panel shows the current pulses generated by
detection events at the SPD. The lower panel shows time
traces of Isi. Here τsi =∞ to focus attention on the man-
ner in which the SI loop fills with current, rather than how
it decays. A loop with small inductance (Lsi = 7.75 nH)
will saturate after a single photon detection event, while
a loop with large inductance (Lsi = 775 nH) can store the
signals from many synaptic firing events.
sider decay times spanning two orders of magnitude, from
10 ns to 1 µs.
In biological neural systems, processing among local
clusters of neurons occurs primarily through fast activity
in the range of gamma frequencies (30 Hz - 80 Hz) [37,38].
This frequency range emerges because it reaches the up-
per limit of speed for the excitatory pyramidal neurons
participating in the activity. In the superconducting opto-
electronic hardware under consideration, this upper speed
limit is in the tens of megahertz, limited by the reset time
of the SPDs in the synapses and of the transmitter circuits
that generate neuronal firing events [13]. Here we take
the upper firing rate to be 100 MHz for numerical simplic-
ity. Therefore, we expect the neurons under consideration
to demonstrate behavior similar to gamma oscillations,
bursting with inter-spike intervals on the order of 10 ns.
Similarly, biological neural systems process information
across the network as a whole through slower activity at
theta frequencies (4 Hz - 8 Hz) [37,38]. Mapping this scal-
ing onto the system under consideration, we pay particular
attention to gamma oscillations occurring at 100 MHz as
well as theta oscillations occurring at 10 MHz. It is for
this reason that we consider τsi ranging from 10 ns to 1 µs
and spike trains in the 50 MHz to 100 MHz range.
In addition to signal decay from a synaptic integration
loop, we must also consider saturation, as shown in Fig. 4.
As stated above, the current associated with a fluxon be-
ing generated in a loop of inductance L is Iφ = Φ0/L.
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This current circulates in the direction opposing the ap-
plied bias to the JJ. The number of fluxons that can enter
the loop before the cumulative opposing bias equals Ic is
given by Ic/Iφ = LIc/Φ0 = βL/2pi, where βL is a com-
mon parameter quantifying the flux storage capacity of a
superconducting loop. βL/2pi gives an estimate for how
many fluxons a given SI loop will be able to store before
saturation, and the exact number also depends on the ap-
plied bias. In Fig. 4 we show the integrated current in an
SI loop as a function of time in response to a periodic
train of pulses with 20 ns inter-spike interval. Here we fix
τsi =∞ and vary the inductance of the loop. In these sim-
ulations, the value of Isy was fixed at 38 µA, so 129 flux
quanta (> 27) are generated during each synaptic firing
event until the loop nears saturation, at which point the
effective synaptic weight is suppressed, demonstrating a
simple form of short-term plasticity. With a small value
of Lsi, the quantity βL/2pi = LsiIc/Φ0 = 150, and the loop
saturates after a single synaptic firing event. With an in-
termediate value of Lsi = 77.5 nH, βL/2pi = 1.5 × 103,
and seven synaptic firing events fill the loop. With a
large value of Lsi = 775 nH, βL/2pi = 1.5 × 104, and the
loop can hold the activity from nearly 100 synaptic fir-
ing events with this value of Isy. All these values of in-
ductance are straightforward to achieve with high-kinetic-
inductance materials. Note that in digital superconduct-
ing electronics βL/2pi = 1.5, so a loop can hold a single
fluxon to represent a bit. Figure 4 shows the control one
has in design over the capacity of the SI loop. The loop
can operate as a binary device switching from a low to high
state with each synapse event, or it can act as an analog
device capable of representing many synapse events with
distinct values of current. This saturation is a simple form
of nonlinearity present in the synapse.
As we have described, the two basic degrees of freedom
of the SI loop are the signal storage time and storage ca-
pacity. We now proceed to explore the use of such synapses
to extract information from pulse trains.
3 Operations on pulse trains at a
single synapse
As an example of one form of processing that can be per-
formed using the synaptic circuit of Fig. 2(a), Fig. 5 con-
siders the operation of rate-to-current conversion. The
first term of the Volterra expansion of a spike train cor-
responds to the time-averaged spike rate [4], so a neuron
must be able to decode this information. This can be ac-
complished with the synaptic transducer of Fig. 2(a) when
the SI loop is given a leak rate, as discussed above. The
circuit behaves as a standard leaky integrator modeled as
I˙si = α − Isi/τsi, where α is the rate of current added to
the SI loop by synaptic firing events. The leaky integrator
model has the steady-state solution Isi = ατsi, indicating
that the current in the loop is proportional to the rate of
input spikes. In Fig. 5(a) we show temporal traces of the
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Figure 5: Rate-to-current conversion at a synaptic trans-
ducer. (a) Isi as a function of time as pulse trains of var-
ious frequencies are incident upon the synapse. (b) Sys-
tematic analysis of rate-to-current mapping for SI loops of
three decay time constants. To obtain these curves, tem-
poral traces like those of (a) have been analyzed once the
steady state has been reached. Each data point in (b) re-
sults from time averaging a trace such as those in (a) over
a single interspike interval: I¯si = (t2 − t1)−1
∫ t2
t1
Isi(t)dt,
where t1 and t2 are arrival times of consecutive photons
at the synapse after the steady state has been reached.
current Isi in the presence of afferent activity at various
rates for a loop with τsi =100 ns and Lsi =77.5 nH, and
it can be seen that the time-averaged value of Isi reaches
steady-state. In Fig. 5(b) we show the time-averaged cur-
rent, I¯si, as a function of the synaptic firing rate for three
values of τsi. With the value τsi = 50 ns, the response is
linear across the entire range of gamma and theta frequen-
cies. Linear rate-to-current conversion holds as long as
the integration time of the loop is short enough to avoid
saturation, that is, ατsi < Isatsi . With τsi = 200 ns, the
loop reaches saturation, and higher input frequencies do
not code unique information. If linear operation is de-
sired, one must choose the time constant of the loop to
be commensurate with the frequencies to be detected, or
if nonlinear saturation is desired, longer integration times
can be utilized. If increased dynamic range is advanta-
geous, one can utilize the splitter of Fig. 2(c) to activate
multiple SI loops with different time constants from the
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same photonic synapse, as described in Sec. 6.
The synaptic transducer and SI loop of Fig. 2(a) on its
own can achieve straightforward rate-to-current conver-
sion to make use of rate-coded neuronal information. Yet
when Isi is coupled to the circuit of Fig. 2(b) through
a mutual inductor, significantly more functionality can
be achieved, as we will discuss shortly. Let us first de-
scribe the basic operation of the circuit in Fig. 2(b), which
we refer to as a dendritic processing circuit or dendrite.
The dendritic processing circuit of Fig. 2(b) is similar to
the synaptic transducer circuit of Fig. 2(a). Unlike the
synapse, which receives photonic input, the dendrite re-
ceives input as flux coupled through mutual inductors. In
the steady state, all junctions are biased below Ic. Affer-
ent input to the dendritic receiving (DR) loop from one
or more SI loops increases the bias to the dendritic firing
junction (Jdf). When the net bias to Jdf exceeds Ic, one
or more fluxons will be produced, they will traverse the
JTL, and they will add flux to the dendritic integration
(DI) loop, just as in the case of the synapse. The role
of the dendritic reset junction (Jdr) is to release the flux
generated by Jdf from the DR loop, thereby resetting the
loop to the state prior to firing.
The use of mutual inductors is advantageous for cou-
pling multiple synapses to a single dendrite because mu-
tual inductors reduce cross talk between synapses to a very
low level. In general, SI loops have a self-inductance of at
least 1 nH, and possibly up to 10 µH. The mutual induc-
tors considered here are asymmetric with the inductor in
the SI loop being on the order of 100 pH and the coupled
inductor in the DR loop being on the order of 10 pH. The
total inductance of the DR loop is on the order of 100 pH.
Thus, when current is circulating in one SI loop, appre-
ciable current is coupled to the DR loop, while the par-
asitic current coupled into other SI loops is significantly
smaller. Using typical numbers from the circuits studied
in this work, the parasitic current coupled to an adjacent
SI loop is roughly one thousandth the current induced in
the DR loop, with Idr being on the order of microamps.
The dendritic circuit under consideration is reminiscent
of a DC SQUID [31, 32], and is also similar to the neu-
ron circuit presented in Ref. 21. Both the synaptic and
dendritic circuits explored here are similar in principle to
a wide class of particle and field detectors leveraging su-
perconducting circuits [31]. The main computational at-
tributes of the dendrite come from the biasing conditions
and interplay between Jdf and Jdr. If the biases are estab-
lished such that when Jdf produces a fluxon, the current
added to Jdr is insufficient to switch Jdr until the added
biases from the SI loop(s) decay, the device acts like a
DC-to-SFQ converter [31, 32]. Jdf will produce exactly
one fluxon, and the DR loop will then be inactivated until
the counter bias across Jdr due to the SI loop(s) decays, at
which point Jdr will produce a fluxon countering the one
produced by Jdf , and the loop will be reset. In this con-
figuration, the dendritic receiver has a binary character.
The circuit can also operate in an analog mode, wherein
the dendrite can produce a continuous stream of fluxons,
much like the synaptic transducer. To achieve this opera-
tion, Jdr is biased closer to Ic so that a fluxon generated
by Jdf is sufficient to switch Jdr. Thus, each time Jdf pro-
duces a fluxon, it is rapidly canceled by Jdr, and the DR
loop is reset with no net flux. Jdf will continue to produce
fluxons as long as it is held above Ic, and in the presence
of synaptic activation (current in one or more SI loops), a
stream of fluxons will be generated by Jdf and stored in
the DI loop. This stream may contain a large number of
fluxons until the DI loop saturates, so we consider this an
analog mode of operation.
Whether operating in binary or analog, the effect of the
dendrite is to perform a nonlinear transfer function on its
inputs and provide the output signal to the DI loop in
the form of supercurrent. Just as in the SI loop, the DI
loop can be configured to saturate rapidly (small βL) or
store the signal from many threshold events (large βL),
and the loop can be configured with a decay time con-
stant (τdi = Ldi/rdi) spanning a broad range, from time
scales shorter than a gamma interspike interval to as long
as superconductivity can be maintained. With these ba-
sic operating principles in mind, we proceed to consider
examples of dendritic processing with this circuit.
We first consider operations usually associated with
synaptic computation [3], namely short-term-facilitating
and short-term-depressing plasticity. Some synapses are
observed to provide no response or very weak response to
the first pulse of a train, with the efficacy of the synapse
increasing as the pulse train proceeds. This behavior is
referred to as short-term-facilitating plasticity, and it can
be due to dynamics within the synapse itself or to the
conductance properties of a dendrite or series of dendritic
compartments. Here we simulate analogous behavior with
a single synaptic transducer (Fig. 2(a)) coupled to a single
dendritic processing circuit (Fig. 2(b)).
To achieve short-term-facilitating plasticity, we design
an SI loop that can store the signals from multiple synap-
tic firing events before saturation, and we bias Jdf so that
the additional current induced by the first few synaptic
firing events does not push the junction over Ic, but af-
ter multiple synaptic firing events, Ic is exceeded and flux
is added to the DI loop. We design the dendrite in ana-
log mode for this behavior. Circuit simulations of short-
term-facilitating plasticity are shown in Fig. 6. Figure 6(a)
shows the afferent pulse train. The first pulse occurs at
5 ns, and the interspike interval is 20 ns. Figures 6(b) and
(c) show the accumulated current in the DI loop as a func-
tion of time. In Fig. 6(b) the effect of the synaptic bias
current, Isy is shown. The primary effect of the dynami-
cally reconfigurable bias current is to shift the curve left or
right. With a stronger synaptic weight, more current will
be added to the SI loop with each synaptic firing event,
and therefore more current will be induced by the mu-
tual inductor into the DR loop. Thus, fewer synaptic fir-
ing events are required to reach threshold in the dendritic
compartment. In this example, Isy can shift the threshold
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Figure 6: Short-term-facilitating plasticity. With a single
synapse coupled to a dendrite, a nonlinearity can be in-
duced wherein multiple synaptic firing events are required
to generate a signal. (a) The afferent pulse train. (b) The
current in the DI loop, Idi, as a function of time for several
values of the synaptic bias current, Isy. (c) Idi for several
values of the dendritic bias current, Ide. The blue curve
is the same in (b) and (c). The vertical lines spanning
(a)-(c) represent the times of the synaptic firing events.
from three to eight synaptic firing events. In Fig. 6(c), the
synaptic bias current is fixed at 38 µA, while the dendritic
bias current, Ide, is varied. Change in Ide has less of an
effect on the number of pulses required to reach threshold,
but it significantly affects the number of fluxons generated
by Jdf each time a synaptic firing event occurs, which is
related to the slope of the traces in Fig. 6(c). The effect
of the dendritic bias current, Ide, is therefore analogous to
the effect of the synaptic bias current, Isy. We therefore
anticipate that Ide will provide a dynamically reconfig-
urable circuit parameter that can be used to establish a
“dendritic weight” and can be used for long-term plasticity
and learning.
While facilitating behavior effectively strengthens a
synapse as a pulse train proceeds, short-term-depressing
plasticity gives the opposite behavior. In an extreme form,
this mechanism can be used to convey only the onset of a
pulse train, while blocking subsequent spikes. To demon-
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Figure 7: Short-term-depressing plasticity. With a single
synapse coupled to a dendrite, the first pulse of a train
can generate signal in the DI loop, and the response of
the synapse is depressed for subsequent pulses until the
signal in the SI loop decays below a certain level, result-
ing in reset. (a) Afferent activity. (b) The resulting signal
in the SI loop. The red line shows the reset level, which is
not quite reached before the second series of three pulses
occurs. (c) The signal in the DI loop, Idi. Only a single
pulse enters the DI loop because the break between the
pulse trains was not long enough to achieve reset. (d) Af-
ferent activity with a slightly longer delay between the two
pulse trains. (e) The signal in the SI loop, dropping briefly
below the reset threshold. (f) The resulting current, Idi,
showing two pulses generated as the dendrite recognized
these as two separate pulse trains.
strate this behavior, we consider the dendritic processing
circuit in binary mode. Circuit simulations are shown in
Fig. 7. Consider first the upper panel, Fig. 7(a-c). The cur-
rent pulses from the SPD due to the afferent spike train
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are shown in Fig. 7(a), and the resulting current in the
SI loop is shown in Fig. 7(b). The activity consists of two
groups of three spikes. The current in the DI loop is shown
in Fig. 7(c). A single pulse enters the DI loop at the onset
of the first spike in the train. In Fig. 7(b), we have marked
with a red line the value of Isi below which reset occurs
in the DR loop. We see that the first spike of the second
group of three occurs just before Isi drops below the re-
set value. The second group of pulses is not identified as
a new spike train, so no additional signal is added, and
Idi continues decaying with τdi. By contrast, in the lower
panel (Fig. 7(d-f)), the onset of the second group of pulses
occurs 20 ns later that in the upper panel, giving the cur-
rent in the SI loop (and therefore the DR loop) time to
decay below the reset value. In this case, when the second
group of pulses begins, it is identified as a new train, and
additional signal is added to the DI loop, again in the form
of a single fluxon. The reset delay can be established in
hardware across a broad range of values through τsi and
can be adjusted over a smaller range dynamically through
Ide. The dendritic receiving loop does not have any resis-
tance of its own, so the current decay time constants in
that loop are entirely determined by the SI loops.
While we refer to this operation of the dendritic process-
ing circuit as binary, the DI loop may be independently
configured to store anywhere from one to many fluxons,
providing the circuit as a whole with an analog representa-
tion of the number of afferent pulse trains occurring within
a time period set by τdi. If the DI loop is configured with
large βL and τdi on the order of theta time scales, the den-
drite will keep track of how many gamma-frequency pulse
trains have occurred, thereby keeping track of oscillations
on theta time scales. Because the maximum signal level in
the DI loop can be made the same as in an SI or DI loop
keeping track of gamma activity, such dendritic processing
is capable of representing gamma and theta information
with equal weight. Alternatively, using the same circuit
configuration except employing an SI loop with a time
constant close to τspd will cause the DI loop to receive a
single fluxon each time the synapse receives a photon. In
this mode of operation, the circuit achieves single-photon-
to-single-fluxon transduction, converting each photon de-
tection event to an identical, binary signal. If synaptic
weighting is not required, and dendritic weights alone can
suffice, the signal from a photon-detection event can im-
mediately be converted to a single fluxon, and energy ef-
ficiency can be gained.
To summarize the operations we have investigated so
far, the synaptic firing circuit on its own can accomplish
rate-to-current conversion, reporting a temporal average
of recent activity. By coupling the synaptic firing circuit
to a dendritic processing circuit, we can construct a den-
drite that generates signal only when a pulse train per-
sists for a certain duration. We can use the same circuits
with slightly different biasing configuration to construct a
dendrite that generates signal only when a pulse train be-
gins after a certain period of rest. All of these operations
correspond to temporal filters performed on spike trains
occurring at a single synapse. Yet an important function
of dendritic processing is to identify coincidences and se-
quences between the activities of multiple neurons. We
now consider this task.
4 Detecting coincidences between
neurons
The second term in a Volterra expansion of the activities
of two neurons corresponds to coincidences between the
two neurons [4]. We can use the same dendritic process-
ing circuit of Fig. 2(b) to detect coincidences, provided two
SI loops are coupled to the DR loop through mutual in-
ductors. In the simplest case, we wish to know whether
two synapses have fired within a certain time period of
each other. This can be achieved by giving both SI loops
the same value of τsi. The response of such a circuit is
shown in Fig. 8(a), where the current induced in the DI
loop is shown as a function of the time delay between the
two synaptic firing events for several values of Ide with
τsi =100 ns. For the two lower values of Ide, the circuit
can be thought of as an AND gate with an analog ex-
tension to the time domain: if synapse i AND synapse j
fire within a time period set by τsi, a signal dependent on
the time difference is added to the DI loop. For larger
values of Ide, the circuit performs an OR operation, be-
cause for arbitrarily large ∆t, the current in one SI loop
alone is sufficient to switch Jdf and generate some signal
in the DI loop. A similar coincidence detection circuit was
proposed in Ref. 13 based on two SPDs. The advantage
of the circuit presented here is that the computation oc-
curs in the electronic domain, bringing the advantage of
energy efficiency as well as the ability to perform multi-
ple dendritic operations simultaneously through the use of
fluxonic pulse splitters (Sec. 6).
The dendritic tree may benefit from the ability to de-
tect not just coincidences, but also the specific sequence in
which synapse events occurred [7]. This can be achieved
by breaking the symmetry between the two synapses with
τsi1  τsi2. We consider this scenario in Fig. 8(b). Here,
τsi1 is still 100 ns, but τsi2 is much shorter, and we again
plot the current added to the DI loop as a function of
∆t = t2 − t1, where ti is the time of a synapse event on
synapse i. In this case, the response function is highly
skewed toward ∆t > 0. It is highly probable that any cur-
rent induced in the DI loop is due to an event on synapse
one followed by an event on synapse two. Yet with this
simple design, the contribution from ∆t < 0 does not van-
ish completely. We have plotted the response for three
values of τsi2. We see that as we decrease τsi2, the er-
ror due to current added when ∆t < 0 decreases as τsi2
decreases. Thus, we can tighten the timing tolerance by
decreasing τsi2. With τsi2 =2.5 ns, errors do not occur if
t2 is prior to t1 by 8 ns, less than the interspike interval of
a gamma sequence, rendering this circuit capable of pro-
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Figure 8: Multiple synapses from different neurons cou-
pled to a single DI loop. (a) Two synapses with the same
time constant. The current induced in the DI loop (Idi) is
plotted as a function of the time between the two synapse
events (∆t) for three values of the dendritic bias current
(Ide). (b) Two synapses with significantly different time
constants. Idi is plotted versus ∆t for three values of the
fast synaptic time constant (τsi2). (c) Ten synapses from
different neurons coupled to a single DI loop. The current
generated in the DI loop is plotted as a function of the
number of synapses firing simultaneously for three values
of the dendritic bias current, Ide.
viding reliable information regarding the temporal order
of activity between two synapses.
The coincidence and sequence operations of the den-
dritic processing circuit provide information regarding ac-
tivity at two synapses. We would like to extend this to per-
form nonlinear operations on groups of multiple synapses.
This can be straightforwardly achieved by coupling multi-
ple synapses to a single dendrite, using the same circuits
we have been discussing so far. In Fig. 8(c) we show the
value of Ide resulting from a variable number of synapses
firing simultaneously, with 10 total synapses coupled to a
DR loop. We have chosen the circuit parameters so the
bias added to Jdf by a single synapse event is insufficient
to exceed Ic. The transfer function of the circuit is highly
nonlinear, approximating a sigmoidal activation function.
Thus, the current generated in the DI loop is not the sum
of independent SI currents (see Ref. 4, pg. 101). The
threshold number of active synapses can be set in design
across a broad range, and as the three traces reveal, this
number can be dynamically adjusted with Ide. In both
Fig. 8(a) and Fig.8(c) we see that Ide can be used in a
manner analogous to the synaptic bias current, pointing
to the potential for reconfigurable efficacy and learning.
While Fig. 8(c) only considers simultaneous synaptic ac-
tivity, the true response of the dendrite would convolve
the temporal responses of the constituent synapses. Sim-
ilar principles to those demonstrated in Figs. 8(a) and (b)
shape the net dendritic contribution.
All operations discussed thus far are excitatory. We now
turn our attention to inhibition of the dendritic response.
5 Inhibition and rapid query
The dendritic tree offers the most information to the neu-
ron when it can be dynamically adapted into diverse func-
tional networks. Inhibition can enable such adaptation
(as well as many additional functions [39]) by temporarily
silencing specific dendrites or entire branches of the den-
dritic tree. To accomplish this with the dendritic process-
ing circuit under consideration, we couple an additional
loop to the DR, except with mutual inductor of reverse
coupling to oppose the bias to Jdf . We refer to this as
an inhibitory (IH) loop, as shown in Fig. 2(b). The cir-
cuit parameters can be chosen so that following a synap-
tic event on the inhibitory synapse no amount of activ-
ity on the excitatory synapses can drive Jdf above Ic.
As discussed above, the AND/OR logical operations be-
come coincidence detections when extended to the time
domain [5], and when the previously considered AND cir-
cuit is augmented with an inhibitory input, the logical
operation becomes AND-NOT [5].
Simulated operation of a dendrite with a single excita-
tory and single inhibitory synapse is shown in Fig. 9. The
upper panel shows a temporal trace of excitatory activity,
which consists of a pulse train at 50 MHz. A single in-
hibitory synapse event occurs shortly after the third pulse
of the excitatory train. The lower panel shows the current
circulating in the DI loop as a function of time for cases
with and without the inhibitory synapse event. With-
out inhibition, current is added to and decays from the DI
loop, as expected. When inhibition occurs, the effect of ex-
citation is immediately quenched. Following the inhibitory
9
100806040200 120 140 160
0
1
2
3
4
I d
i [
μA
]
Time [ns]
uninhibited
inhibited
0
5
10
C
u
rr
en
t 
[μ
A
]
I
spd
I
ih
Figure 9: The effect of inhibition. A single excitatory
synapse and a single inhibitory synapse are coupled to a
DR loop. The upper panel shows the signal from an affer-
ent pulse train as well as the single inhibitory pulse. The
lower panel shows the current generated in the DI loop
(Idi) with and without the inhibitory pulse. In this ex-
ample, the circuit has been configured so that following
the inhibitory pulse, no amount of activity on the excita-
tory synapse can drive Jdf above Ic, and the dendrite is
completely suppressed until the signal in the IH loop has
decayed.
synapse event, Idi begins decaying with time constant τdi.
Inhibition decays with a completely independent time con-
stant, τih = Lih/rih, just as all other loops discussed thus
far. When the inhibitory current has decayed sufficiently,
the effect of the excitatory pulse train resumes.
The duration over which the dendrite is inhibited is con-
trolled by τih, and for the network to be rapidly adaptable
under the influence of inhibition, this time constant will
be as short as a gamma-range interspike interval. If inhi-
bition is required over theta time scales, repeated activity
on the inhibitory neuron can keep the dendrite suppressed.
However, this may not be the most energy-efficient mode
of operation. Given the circuits under consideration, we
can utilize a mode of operation complimentary to inhi-
bition. In this configuration, the mutual inductors and
bias to the DR loop are chosen so that even with all af-
ferent SI loops saturated, the current across Jdf cannot
exceed Ic. Only when an additional, unique synapse fires
does the current exceed Ic. The additional synapse is de-
signed to saturate with each synapse event and to decay
rapidly with identical response to each synapse event and
no synaptic weight variation. The action of this synapse
is to allow Jdf to sample Idr. When this synapse fires, the
current generated in the DI loop provides an answer to
the question, “How much current is in the DR loop?” We
refer to neurons making synaptic connections of this type
as rapid query neurons.
Figure 10 considers rapid query operation. The circuit
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Figure 10: Rapid query. (a) Temporal response of a sin-
gle excitatory synapse and a single rapid query synapse
coupled to a DR loop. The upper panel shows the pulses
resulting from photon detection events on the excitatory
and rapid query synapses, while the lower panel shows
the the current generated in the DI loop by the two rapid
query events. (b) Systematic quantification of the result
of rapid query activity following a single excitatory pulse.
The current generated in the DI loop, Idi, is plotted as a
function of the time delay between the excitatory synapse
event and the rapid query synapse event. All simulations
in this figure were conducted with τrq = 10 ns.
under consideration comprises a single excitatory synapse
and a single rapid query synapse coupled to a DR loop
in the configuration of Fig. 2(b). In the present exam-
ple, three excitatory synapse events occur, as seen in
the upper panel of Fig. 10(a). Two rapid query synapse
events are also shown in that panel. The first rapid query
event follows the first excitatory pulse by 30 ns, and with
τsi = 20 ns, only a small amount of current is added to the
DI loop. The second excitatory event is not followed by
a rapid query event, and no current is added to DI. The
third excitatory event is followed by a rapid query event
with 10 ns delay, and significantly more current is induced
in the DI loop.
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The behavior of this circuit is summarized more system-
atically in Fig. 10(b). Here we plot the current induced in
the DI loop as a function of the time delay between the
rapid query and excitatory events for two values of τsi.
We see that the signal generated by rapid query follows
the exponential decay of the SI loop, thus providing an
accurate mapping of Isi to Idi at the time rapid query was
performed.
We plot the exponential functions of Fig. 10(b) on a log-
log graph to emphasize that each SI loop provides informa-
tion over a single time scale determined by τsi. It would
be desirable to find a means by which a memory trace
may be extended across multiple time scales from a single
photonic synapse event. This increased temporal dynamic
range is one example of what can be achieved if electronic
copies of photonic synapse events are produced. This flux-
onic fan-out is the subject of the next section.
6 Fluxonic fan-out from photonic
synapses
In neural systems using light for communication, genera-
tion and detection of photons are likely to consume the
most energy. We have described several example opera-
tions that can be performed to extract information from
photonic synapse events and pulse trains, and we would
like to perform them all simultaneously without requiring
an additional photonic synapse for each. We can straight-
forwardly copy fluxons with a pulse splitter, a common
means of achieving fan-out of flux-quantum signals [40].
We can therefore simply copy the output signals from a
single photonic synapse to multiple independent SI loops
that can each perform different temporal filters and feed
into different dendrites. We refer to these as electronic
synapses, and we anticipate that each photonic synapse
will feed multiple electronic synapses.
The circuit for splitting pulses is shown in Fig. 2(c). A
fluxon enters from the left, and when it switches the ini-
tial junction, the current of the resulting fluxon is split to
two subsequent junctions. These junctions are biased such
that the amount of current is sufficient to exceed Ic, thus
producing fluxons at both junctions with restored signal
level. For the application at hand, the splitter of Fig. 2(c)
can be placed following Jjtl in Fig. 2(a) or Fig. 2(b). Thus,
signals produced by synapses or dendrites can be copied
and processed independently to extract distinct informa-
tion through multiple temporal filters and logical opera-
tions. The circuit of Fig. 2(c) achieves direct one-to-two
fan-out. If a greater number of copies is desired, the same
circuit can be repeated in a tree. The limits of this fan
out will depend on one’s tolerance for circuit complexity.
We speculate that in mature systems, a given photonic
synapse may split to as many as 10 electronic synapses.
As a simple example of the utility of pulse splitting,
we consider one photonic synapse feeding into two elec-
tronic synapses with different time constants. Figure 11(a)
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Figure 11: Approximation of power-law temporal decay.
(a) Illustration of the differences between power-law and
exponential decay on a log-log plot. The functions plotted
are f(t) ∝ t−q and g(t) ∝ e−t/τ , referred to generally as
“Signal”. (b) Approximating power-law decay through the
superposition of multiple exponentials. A power law func-
tion with unity exponent is shown, as are approximations
composed of one to three exponentials. Amplitudes and
time constants were adjusted for best fit, and convergence
is shown in the inset. (c) Approximating power-law decay
with two SI loops coupled to a common DR loop. The
time constants and mutual inductances have been chosen
to approximate a power law using the same fitting algo-
rithm that generated (b).
summarizes the motivation. Instead of retaining a mem-
ory trace of a synapse event over only a single temporal
scale, as occurs in a single SI loop with exponential decay,
we would prefer a signal with a power-law decay, so that
information across temporal scales can be accessed. In
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Fig. 11(a) we compare f(t) ∝ t−q to g(t) ∝ e−t/τ for three
values of τ . The smallest value of τ provides no informa-
tion past its cutoff, and the signal from the largest value of
τ is nearly constant initially across more than an order of
magnitude. The middle value gives a poor representation
at the start and the end. Figure 11(b) shows that we can
obtain a suitable approximation to the power law function
by superposing a small number of exponentials [41]. Here
we represent a power law with unity exponent, mapping
two orders of magnitude in time to two order of magnitude
in signal. Convergence is shown in the inset. The error
is improved by an order of magnitude when using two ex-
ponentials instead of one, and there is little advantage to
using more than three for this task.
We implement this principle with the circuits under con-
sideration by copying the signal from a photonic synapse
to two electronic synapses coupled to a common passive
superconducting loop via mutual inductors. We choose
the time constants and couplings of the two SI loops to
approximate the fitting technique employed to produce
Fig. 11(b). Figure 11(c) shows the current in each of the
SI loops as well as the common output loop. A power
law with q = 1.1 is shown for comparison. This power-
law temporal extension can be used in conjunction with
many of the other operations discussed thus far, with the
objective to use cheap fluxonic operations to extend the
memory trace of expensive photonic activity across extra
orders of magnitude in time. Such operation performs a
power-law mapping of a temporal signal to the dynamic
range of the firing junction, and allows a single dendrite to
retain and access information regarding both gamma and
theta frequencies.
This example of using pulse splitting to access broader
time spans is a straightforward extension of the behavior
of a single SI loop. Additional functionality can be en-
visioned by combining pulse splitting with many of the
functions discussed in this paper. Most importantly, by
copying the output from a photonic synapse, each of the
operations discussed here can be performed concurrently.
With a single photon, the dendritic tree can be provided
with information regarding the synapse’s average firing
rate across multiple temporal scales; the time since the
last synaptic firing; various quantities regarding initiation
and duration of pulse trains; coincidences and sequences
with synapses from multiple other neurons; and inhibition
and rapid query applied independently to each of these
pieces of information.
7 Summary and discussion
We have described several synaptic and dendritic opera-
tions achieved with Josephson junctions and mutual in-
ductors. These include various logical operations, tempo-
ral filters, and nonlinear transfer functions applied to one
or more synapses. The operations performed here are all
accomplished with configurations of the building blocks
shown in Fig. 2. We envision the dendritic tree to be com-
prised of a complex network of synapses and dendrites per-
forming a multitude of computations on signals that fan
in from photonic synapses, traverse the dendritic tree, and
feed the neuron’s final thresholding compartment, which
triggers the production of light. A network will comprise
many neurons, and each neuron is itself a network. We
have described the dynamic functional adaptation of the
dendritic network through inhibition and rapid query. In-
hibitory activity nullifies targeted portions of the tree,
while rapid query obtains local fragments of information
and passes them along the tree. We have also described
how electronic copies of photonic synapse events can en-
able several of these operations to be performed with the
information from the detection of a photon.
This work provides additional support for the hypoth-
esis that superconducting computation is complimentary
to photonic communication for achieving large-scale neu-
ral systems. While photons can achieve fan-out, they lack
the required nonlinearities required for computation, espe-
cially at the low light levels required for energy efficiency.
Further, photons cannot be made to sit still for memory
retention. Additionally, generating photons is more ex-
pensive than generating fluxons, and therefore only the
minimum number of photons required for communication
should be generated. Superconducting circuits are com-
plimentary to photonic circuits in these regards. The pro-
posed hardware aspires to achieve greater than one-to-
one-thousand fan-out in the photonic domain from each
neuron to its thousands of connections [14], and subse-
quently, at each neuronal terminal, the hardware aspires
to achieve an additional factor of roughly one-to-ten fan-
out in the electronic domain, providing each receiving neu-
ron with the capability of analyzing much more informa-
tion about synaptic activity. Fan-in is envisioned to oc-
cur in the electronic domain as the dendritic tree com-
putes and feeds its signals into the neuron cell body, ulti-
mately resulting in a binary decision of whether or not
to fire. Superconducting-nanowire single-photon detec-
tors enable binary communication in that the response is
nearly identical whether one or more photons are detected,
and all computations—including synaptic weighting, non-
linear processing, and temporal integration—occur in su-
perconducting electronic circuits with sub-nanosecond re-
sponse times, native nonlinearities, and the potential for
signal retention with no dissipation.
In mature superconducting optoelectronic circuits, we
would like the energy expended on light production, pho-
ton detection, and fluxonic processing to be roughly equal.
Production of a fluxon requires Ej = IcΦ0/2pi = 1.3 ×
10−20 J for the junctions considered here, while produc-
tion of a photon requires Ep = hν/η = 1.6×10
−19
η J, where
η is the photon production efficiency, and we consider op-
eration at λ = 1.22µm [42]. Light generation is expen-
sive because η is unlikely to ever exceed 0.1 and may
be limited to 0.01 or worse. Likewise, photon detec-
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tion requires Ed = LspdI2spd/2 = 1.3 × 10−17 J for the
superconducting-nanowire single-photon detector designs
presented here. Due to the requirement of engineering
reset dynamics in the detector, Lspd cannot be reduced
below a certain value without decreasing the normal-state
resistance of Jsf , which requires increasing Ic, which in-
creases Ej. Similarly, Ispd cannot decrease without using
either junctions with smaller Ic or operating them in a
noisy regime with bias close to Ic, and would result in re-
duction of the dynamic range of the synaptic weight. This
space of trade-offs is complex, and we make no attempt to
identify the optimum in this work. We simply note that
if η = 0.01, Ispd = 10µA, Lspd = 250 nH, Ic = 40µA, and
full analog processing of each synapse event generates 103
fluxons on average, then light generation, detection, and
fluxonic processing each contribute roughly equally to en-
ergy consumption. Full optoelectronic integration with
few-photon binary communication and superconducting
electronic analog computation offers a route to balance the
energy budget while enabling the requisite communication
and repertoire of computational functions for large-scale
artificial cognitive systems.
One emphasis in this work has been on the interaction
of inhibitory and rapid query neurons with dendrites to
enable diverse functional networks. Inhibition is central
to neural computation [39], with a key role being the for-
mation and synchronization of adaptive neuronal modules
that operate as task-specific processors [43, 44]. With in-
hibition, branches of the dendritic tree are functionally
responsive by default and are selectively silenced by in-
hibitory synapse events. Inhibition can lead to synchro-
nization by opening brief temporal windows when groups
of neurons can fire [38]. With rapid query, branches of
the dendritic tree are silent by default and are only func-
tionally connected if rapid query synapse events occur. If
the information in a given dendrite need not be accessed
regularly, rapid query will be more energy efficient than
continually performing inhibition. Like inhibition, rapid
query may be useful for inducing synchronization. We do
not propose rapid query instead of inhibition, but rather in
addition. Both inhibition and rapid query may be lever-
aged to enable sub-threshold oscillations to be sampled
only when required by the network, as occurs in biologi-
cal neural systems to direct attention and amplify relevant
information [9]. We posit the utility of a dedicated class
of rapid query neurons in superconducting optoelectronic
networks even though, to our knowledge, there is no such
class of neurons in the biological domain. This may be due
to a computational inadequacy of rapid query that we have
overlooked, or it may be that the circuits under considera-
tion are more amenable to such a mode of operation, which
requires a degree of control over competing circuit param-
eters. There are dozens of different, specialized neurons in
the mammalian brain, with multiple types of inhibitiory
neurons playing specific roles [38,39]. Superconducting op-
toelectronic networks take significant inspiration from the
brain, but hardware discrepancies will inevitably lead to
deviations in computation. Perhaps rapid query neurons
are one such departure.
There are multiple possible extensions of the functions
considered here as well as further details to be considered.
XOR may be achieved with pulse splitting and lateral inhi-
bition between dendrites. We have only considered binary
inhibition, but weaker or multiple IH loops could be cou-
pled to a DR loop to achieve partial inhibition. The neural
operations considered here tend toward analog operation
of the superconducting circuits, and we have presented
circuits capable of representing signals with eight to 10
bits of resolution based on the βL values chosen for the
integration loops. However, this resolution is only avail-
able if noise is sufficiently low, so further investigation
is required to determine a suitable tradeoff between loop
inductance, signal resolution, and operating temperature.
Future work may find different optimal values for different
operations, and an improved balance between information
capacity and hardware demands might be discovered. We
have primarily considered signal storage loops with reten-
tion times on the order of what we suspect will be the
gamma and theta frequencies of the system, but further
research may find advantages of retaining fading memories
for much longer than this or may reveal that even theta
retention times are gratuitous.
In several instances we have indicated that the dendritic
bias current Ide can be used to adjust circuit operation,
pointing to a means of achieving learning and plasticity
between synapses and dendrites [7] or between two den-
drites. This subject deserves further investigation, but
at present we simply note that similar circuits used for
spike-timing-dependent plasticity in Ref. 13 can be used
to implement such activity-based weight update functions.
We have only considered the first layer of dendritic hi-
erarchy, but the same dendritic building block of Fig. 2(b)
can be tiled essentially arbitrarily. The depth of this tree is
enabled by the logic-level restoration occurring in the ba-
sic circuit. Design of the DI loop is independent of the DR
loop, and regardless of the configuration of the inputs to
the DR loop, as long as threshold can be reached, flux can
be added to the DR loop, and a restored current level can
be attained with as few as one fluxon. In this work, that
current level is around 10 µA, but it could be designed to
be higher or lower as needed. This logic-level restoration
enables a many-compartment dendritic tree to be as deep
as needed for the desired information processing, point-
ing to numerous theoretical questions. At the base of the
tree is the soma, or cell body. The soma receives signals
just as any of the other dendrites, but its output feeds
into an amplifier chain that leads to the production of
light [13]. Because nanowire single-photon detectors have
a binary response, each neuron-to-synapse communication
event also results in logic-level restoration, but between
neurons and synapses rather than dendrites.
Beyond specifics related to the superconducting opto-
electronic hardware implementation, this work touches on
important theoretical questions regarding neural informa-
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tion. We have based circuit designs around the hypothesis
that incorporating significant dendritic structure beyond
the point-neuron model is important for neural process-
ing. Quantification of dendritic information processing is
difficult in biological experiments due to the length scales
involved, the sensitivity of the neurons and dendrites un-
der study, and the inability to design or control the cir-
cuits being investigated. The circuits presented here can
be precisely designed, fabricated, manipulated, and mea-
sured, potentially leading to traction on theoretical mod-
els of dendritic processing. The goal of the dendritic tree
is to provide as much information as possible about the
temporal activity on a neuron’s afferent synapses. Proper
design will maximize knowledge in the dendritic tree and
the arbor’s ability to communicate that information to the
cell body. Versatile hardware implementations of neurons
with various dendritic processing capabilities may serve to
elucidate the important functions of dendrites in biological
and artificial neural systems.
This is a contribution of NIST, an agency of the US
government, not subject to copyright.
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